URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.1/] [sim/] [testsuite/] [sim/] [m32r/] [mvtc.cgs] - Rev 246
Go to most recent revision | Compare with Previous | Blame | View Log
# m32r testcase for mvtc $sr,$dcr
# mach(): m32r m32rx
.include "testutils.inc"
start
.global mvtc
mvtc:
mvi_h_condbit 0
mvi_h_gr r4, 1
mvtc r4, cr1
bc ok
fail
ok:
pass
Go to most recent revision | Compare with Previous | Blame | View Log