OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [rx/] [ChangeLog] - Rev 380

Go to most recent revision | Compare with Previous | Blame | View Log

2010-06-24  Kevin Buettner  <kevinb@redhat.com>

        * gdb-if.c (trace.h): Include.
        (reg_size, sim_fetch_register): Add cases for sim_rx_acc_regnum.

2010-06-07  Nick Clifton  <nickc@redhat.com>

        * reg.c (set_oszc): Use unsigned int for the mask.
        (set_szc, set_osz, set_sz): Likewise.

2010-05-28  Kevin Buettner  <kevinb@redhat.com>

        * gdb-if.c (sim_do_command): Add a "sim verbose noisy" command.

2010-04-14  Mike Frysinger  <vapier@gentoo.org>

        * gdb-if.c (sim_write): Add const to buf arg.

2010-01-30  Masaki Muranaka  <monaka@monami-software.com>

        * configure.in: Check if the host has getopt.h.
        * configure: Regenerate.
        * config.in: Regenerate.
        * main.c: Include config.h.
        Use HAVE_STDLIB_H, HAVE_UNISTD_H, HAVE_GETOPT_H.
        Include getopt.h in case HAVE_GETOPT_H is defined.

2009-12-22  Yoshinori Sato  <ysato@users.sourceforge.jp>

        * rx/rx.c (decode_opcode): btst bit address mask fix.

2009-11-30  DJ Delorie  <dj@redhat.com>

        * rx/rx.c (decode_opcode): fix SWHILE logic.

2009-10-27  DJ Delorie  <dj@redhat.com>
            Kevin Buettner <kevinb@redhat.com>

        * load.h: New.
        * rx.c: New.
        * syscalls.c: New.
        * syscalls.h: New.
        * load.c: New.
        * configure.in: New.
        * gdb-if.c: New.
        * err.c: New.
        * cpu.h: New.
        * Makefile.in: New.
        * fpu.c: New.
        * mem.c: New.
        * config.in: New.
        * err.h: New.
        * reg.c: New.
        * mem.h: New.
        * main.c: New.
        * misc.h: New.
        * trace.c: New.
        * misc.c: New.
        * syscall.h: New.
        * trace.h: New.
        * fpu.h: New.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.