OpenCores

URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [arm/] [thumb/] [ldr-sprel.cgs] - Rev 330

Compare with Previous | Blame | View Log

# arm testcase for ldr ${bit10-rd},[sp,#$word8]
# mach: unfinished

        .include "testutils.inc"

        start

        .global ldr_sprel
ldr_sprel:
        ldr r0,[sp,#0]

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.