URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [bcgelr.cgs] - Rev 373
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for bcgelr $ICCi,$ccond,$hint# mach: all.include "testutils.inc"start.global bcgelrbcgelr:; ccond is trueset_spr_immed 128,lcrset_spr_addr ok1,lrset_icc 0x0 0bcgelr icc0,0,0failok1:set_spr_addr ok2,lrset_icc 0x1 1bcgelr icc1,0,1failok2:set_spr_addr bad,lrset_icc 0x2 2bcgelr icc2,0,2set_spr_addr bad,lrset_icc 0x3 3bcgelr icc3,0,3set_spr_addr ok5,lrset_icc 0x4 0bcgelr icc0,0,0failok5:set_spr_addr ok6,lrset_icc 0x5 1bcgelr icc1,0,1failok6:set_spr_addr bad,lrset_icc 0x6 2bcgelr icc2,0,2set_spr_addr bad,lrset_icc 0x7 3bcgelr icc3,0,3set_spr_addr bad,lrset_icc 0x8 0bcgelr icc0,0,0set_spr_addr bad,lrset_icc 0x9 1bcgelr icc1,0,1set_spr_addr okb,lrset_icc 0xa 2bcgelr icc2,0,2failokb:set_spr_addr okc,lrset_icc 0xb 3bcgelr icc3,0,3failokc:set_spr_addr bad,lrset_icc 0xc 0bcgelr icc0,0,0set_spr_addr bad,lrset_icc 0xd 1bcgelr icc1,0,1set_spr_addr okf,lrset_icc 0xe 2bcgelr icc2,0,2failokf:set_spr_addr okg,lrset_icc 0xf 3bcgelr icc3,0,3failokg:; ccond is trueset_spr_immed 1,lcrset_spr_addr okh,lrset_icc 0x0 0bcgelr icc0,1,0failokh:set_spr_immed 1,lcrset_spr_addr oki,lrset_icc 0x1 1bcgelr icc1,1,1failoki:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x2 2bcgelr icc2,1,2set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x3 3bcgelr icc3,1,3set_spr_immed 1,lcrset_spr_addr okl,lrset_icc 0x4 0bcgelr icc0,1,0failokl:set_spr_immed 1,lcrset_spr_addr okm,lrset_icc 0x5 1bcgelr icc1,1,1failokm:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x6 2bcgelr icc2,1,2set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x7 3bcgelr icc3,1,3set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x8 0bcgelr icc0,1,0set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x9 1bcgelr icc1,1,1set_spr_immed 1,lcrset_spr_addr okr,lrset_icc 0xa 2bcgelr icc2,1,2failokr:set_spr_immed 1,lcrset_spr_addr oks,lrset_icc 0xb 3bcgelr icc3,1,3failoks:set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0xc 0bcgelr icc0,1,0set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0xd 1bcgelr icc1,1,1set_spr_immed 1,lcrset_spr_addr okv,lrset_icc 0xe 2bcgelr icc2,1,2failokv:set_spr_immed 1,lcrset_spr_addr okw,lrset_icc 0xf 3bcgelr icc3,1,3failokw:; ccond is falseset_spr_immed 128,lcrset_spr_addr bad,lrset_icc 0x0 0bcgelr icc0,1,0set_icc 0x1 1bcgelr icc1,1,1set_icc 0x2 2bcgelr icc2,1,2set_icc 0x3 3bcgelr icc3,1,3set_icc 0x4 0bcgelr icc0,1,0set_icc 0x5 1bcgelr icc1,1,1set_icc 0x6 2bcgelr icc2,1,2set_icc 0x7 3bcgelr icc3,1,3set_icc 0x8 0bcgelr icc0,1,0set_icc 0x9 1bcgelr icc1,1,1set_icc 0xa 2bcgelr icc2,1,2set_icc 0xb 3bcgelr icc3,1,3set_icc 0xc 0bcgelr icc0,1,0set_icc 0xd 1bcgelr icc1,1,1set_icc 0xe 2bcgelr icc2,1,2set_icc 0xf 3bcgelr icc3,1,3; ccond is falseset_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x0 0bcgelr icc0,0,0set_spr_immed 1,lcrset_icc 0x1 1bcgelr icc1,0,1set_spr_immed 1,lcrset_icc 0x2 2bcgelr icc2,0,2set_spr_immed 1,lcrset_icc 0x3 3bcgelr icc3,0,3set_spr_immed 1,lcrset_icc 0x4 0bcgelr icc0,0,0set_spr_immed 1,lcrset_icc 0x5 1bcgelr icc1,0,1set_spr_immed 1,lcrset_icc 0x6 2bcgelr icc2,0,2set_spr_immed 1,lcrset_icc 0x7 3bcgelr icc3,0,3set_spr_immed 1,lcrset_icc 0x8 0bcgelr icc0,0,0set_spr_immed 1,lcrset_icc 0x9 1bcgelr icc1,0,1set_spr_immed 1,lcrset_icc 0xa 2bcgelr icc2,0,2set_spr_immed 1,lcrset_icc 0xb 3bcgelr icc3,0,3set_spr_immed 1,lcrset_icc 0xc 0bcgelr icc0,0,0set_spr_immed 1,lcrset_icc 0xd 1bcgelr icc1,0,1set_spr_immed 1,lcrset_icc 0xe 2bcgelr icc2,0,2set_spr_immed 1,lcrset_icc 0xf 3bcgelr icc3,0,3passbad:fail
Go to most recent revision | Compare with Previous | Blame | View Log