URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [fbugelr.cgs] - Rev 373
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for fbugelr $FCCi,$hint
# mach: all
.include "testutils.inc"
start
.global fbugelr
fbugelr:
set_spr_addr bad,lr
set_fcc 0x0 0
fbugelr fcc0,0
set_spr_addr ok2,lr
set_fcc 0x1 1
fbugelr fcc1,1
fail
ok2:
set_spr_addr ok3,lr
set_fcc 0x2 2
fbugelr fcc2,2
fail
ok3:
set_spr_addr ok4,lr
set_fcc 0x3 3
fbugelr fcc3,3
fail
ok4:
set_spr_addr bad,lr
set_fcc 0x4 0
fbugelr fcc0,0
set_spr_addr ok6,lr
set_fcc 0x5 1
fbugelr fcc1,1
fail
ok6:
set_spr_addr ok7,lr
set_fcc 0x6 2
fbugelr fcc2,2
fail
ok7:
set_spr_addr ok8,lr
set_fcc 0x7 3
fbugelr fcc3,3
fail
ok8:
set_spr_addr ok9,lr
set_fcc 0x8 0
fbugelr fcc0,0
fail
ok9:
set_spr_addr oka,lr
set_fcc 0x9 1
fbugelr fcc1,1
fail
oka:
set_spr_addr okb,lr
set_fcc 0xa 2
fbugelr fcc2,2
fail
okb:
set_spr_addr okc,lr
set_fcc 0xb 3
fbugelr fcc3,3
fail
okc:
set_spr_addr okd,lr
set_fcc 0xc 0
fbugelr fcc0,0
fail
okd:
set_spr_addr oke,lr
set_fcc 0xd 1
fbugelr fcc1,1
fail
oke:
set_spr_addr okf,lr
set_fcc 0xe 2
fbugelr fcc2,2
fail
okf:
set_spr_addr okg,lr
set_fcc 0xf 3
fbugelr fcc3,3
fail
okg:
pass
bad:
fail
Go to most recent revision | Compare with Previous | Blame | View Log