URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [mcmpsh.cgs] - Rev 373
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for mcmpsh $FRi,$FRj,$FCCk# mach: all.include "testutils.inc"start.global mcmpshmcmpsh:set_fr_iimmed 0x7fff,0x7fff,fr10set_fr_iimmed 0x7fff,0x7fff,fr11set_fcc 0x7,0 ; Set mask opposite of expectedset_fcc 0x7,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x8,0test_fcc 0x8,1set_fr_iimmed 0x7fff,0x7fff,fr10set_fr_iimmed 0x7fff,0x8000,fr11set_fcc 0x7,0 ; Set mask opposite of expectedset_fcc 0xd,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x8,0test_fcc 0x2,1set_fr_iimmed 0x7fff,0x7fff,fr10set_fr_iimmed 0x8000,0x7fff,fr11set_fcc 0xd,0 ; Set mask opposite of expectedset_fcc 0x7,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x2,0test_fcc 0x8,1set_fr_iimmed 0x7fff,0x7fff,fr10set_fr_iimmed 0x8000,0x8000,fr11set_fcc 0xd,0 ; Set mask opposite of expectedset_fcc 0xd,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x2,0test_fcc 0x2,1set_fr_iimmed 0x7fff,0x8000,fr10set_fr_iimmed 0x7fff,0x7fff,fr11set_fcc 0x7,0 ; Set mask opposite of expectedset_fcc 0xb,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x8,0test_fcc 0x4,1set_fr_iimmed 0x7fff,0x8000,fr10set_fr_iimmed 0x7fff,0x8000,fr11set_fcc 0x7,0 ; Set mask opposite of expectedset_fcc 0x7,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x8,0test_fcc 0x8,1set_fr_iimmed 0x7fff,0x8000,fr10set_fr_iimmed 0x8000,0x7fff,fr11set_fcc 0xd,0 ; Set mask opposite of expectedset_fcc 0xb,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x2,0test_fcc 0x4,1set_fr_iimmed 0x7fff,0x8000,fr10set_fr_iimmed 0x8000,0x8000,fr11set_fcc 0xd,0 ; Set mask opposite of expectedset_fcc 0x7,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x2,0test_fcc 0x8,1set_fr_iimmed 0x8000,0x7fff,fr10set_fr_iimmed 0x7fff,0x7fff,fr11set_fcc 0xb,0 ; Set mask opposite of expectedset_fcc 0x7,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x4,0test_fcc 0x8,1set_fr_iimmed 0x8000,0x7fff,fr10set_fr_iimmed 0x7fff,0x8000,fr11set_fcc 0xb,0 ; Set mask opposite of expectedset_fcc 0xd,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x4,0test_fcc 0x2,1set_fr_iimmed 0x8000,0x7fff,fr10set_fr_iimmed 0x8000,0x7fff,fr11set_fcc 0x7,0 ; Set mask opposite of expectedset_fcc 0x7,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x8,0test_fcc 0x8,1set_fr_iimmed 0x8000,0x7fff,fr10set_fr_iimmed 0x8000,0x8000,fr11set_fcc 0x7,0 ; Set mask opposite of expectedset_fcc 0xd,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x8,0test_fcc 0x2,1set_fr_iimmed 0x8000,0x8000,fr10set_fr_iimmed 0x7fff,0x7fff,fr11set_fcc 0xb,0 ; Set mask opposite of expectedset_fcc 0xb,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x4,0test_fcc 0x4,1set_fr_iimmed 0x8000,0x8000,fr10set_fr_iimmed 0x7fff,0x8000,fr11set_fcc 0xb,0 ; Set mask opposite of expectedset_fcc 0x7,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x4,0test_fcc 0x8,1set_fr_iimmed 0x8000,0x8000,fr10set_fr_iimmed 0x8000,0x7fff,fr11set_fcc 0x7,0 ; Set mask opposite of expectedset_fcc 0xb,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x8,0test_fcc 0x4,1set_fr_iimmed 0x8000,0x8000,fr10set_fr_iimmed 0x8000,0x8000,fr11set_fcc 0x7,0 ; Set mask opposite of expectedset_fcc 0x7,1 ; Set mask opposite of expectedmcmpsh fr10,fr11,fcc0test_fcc 0x8,0test_fcc 0x8,1pass
Go to most recent revision | Compare with Previous | Blame | View Log