URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [smulcc.cgs] - Rev 373
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for smulcc $GRi,$GRj,$GRk# mach: all.include "testutils.inc"start.global smulccsmulcc:; Positive operandsset_gr_immed 3,gr7 ; multiply small numbersset_gr_immed 2,gr8set_icc 0x0,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 0 0 icc0test_gr_immed 0,gr8test_gr_immed 6,gr9set_gr_immed 1,gr7 ; multiply by 1set_gr_immed 2,gr8set_icc 0x1,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 0 1 icc0test_gr_immed 0,gr8test_gr_immed 2,gr9set_gr_immed 2,gr7 ; multiply by 1set_gr_immed 1,gr8set_icc 0x2,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 1 0 icc0test_gr_immed 0,gr8test_gr_immed 2,gr9set_gr_immed 0,gr7 ; multiply by 0set_gr_immed 2,gr8set_icc 0xb,0smulcc gr7,gr8,gr8,icc0test_icc 0 1 1 1 icc0test_gr_immed 0,gr8test_gr_immed 0,gr9set_gr_immed 2,gr7 ; multiply by 0set_gr_immed 0,gr8set_icc 0x8,0smulcc gr7,gr8,gr8,icc0test_icc 0 1 0 0 icc0test_gr_immed 0,gr8test_gr_immed 0,gr9set_gr_limmed 0x3fff,0xffff,gr7 ; 31 bit resultset_gr_immed 2,gr8set_icc 0xd,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 0 1 icc0test_gr_immed 0,gr8test_gr_limmed 0x7fff,0xfffe,gr9set_gr_limmed 0x4000,0x0000,gr7 ; 32 bit resultset_gr_immed 2,gr8set_icc 0xe,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 1 0 icc0test_gr_immed 0,gr8test_gr_limmed 0x8000,0x0000,gr9set_gr_limmed 0x4000,0x0000,gr7 ; 33 bit resultset_gr_immed 4,gr8set_icc 0xf,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 1 1 icc0test_gr_immed 1,gr8test_gr_limmed 0x0000,0x0000,gr9set_gr_limmed 0x7fff,0xffff,gr7 ; max positive resultset_gr_limmed 0x7fff,0xffff,gr8set_icc 0xc,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 0 0 icc0test_gr_limmed 0x3fff,0xffff,gr8test_gr_immed 0x00000001,gr9; Mixed operandsset_gr_immed -3,gr7 ; multiply small numbersset_gr_immed 2,gr8set_icc 0x5,0smulcc gr7,gr8,gr8,icc0test_icc 1 0 0 1 icc0test_gr_immed -1,gr8test_gr_immed -6,gr9set_gr_immed 3,gr7 ; multiply small numbersset_gr_immed -2,gr8set_icc 0x6,0smulcc gr7,gr8,gr8,icc0test_icc 1 0 1 0 icc0test_gr_immed -1,gr8test_gr_immed -6,gr9set_gr_immed 1,gr7 ; multiply by 1set_gr_immed -2,gr8set_icc 0x7,0smulcc gr7,gr8,gr8,icc0test_icc 1 0 1 1 icc0test_gr_immed -1,gr8test_gr_immed -2,gr9set_gr_immed -2,gr7 ; multiply by 1set_gr_immed 1,gr8set_icc 0x4,0smulcc gr7,gr8,gr8,icc0test_icc 1 0 0 0 icc0test_gr_immed -1,gr8test_gr_immed -2,gr9set_gr_immed 0,gr7 ; multiply by 0set_gr_immed -2,gr8set_icc 0x9,0smulcc gr7,gr8,gr8,icc0test_icc 0 1 0 1 icc0test_gr_immed 0,gr8test_gr_immed 0,gr9set_gr_immed -2,gr7 ; multiply by 0set_gr_immed 0,gr8set_icc 0xa,0smulcc gr7,gr8,gr8,icc0test_icc 0 1 1 0 icc0test_gr_immed 0,gr8test_gr_immed 0,gr9set_gr_limmed 0x2000,0x0001,gr7 ; 31 bit resultset_gr_immed -2,gr8set_icc 0x7,0smulcc gr7,gr8,gr8,icc0test_icc 1 0 1 1 icc0test_gr_limmed 0xffff,0xffff,gr8test_gr_limmed 0xbfff,0xfffe,gr9set_gr_limmed 0x4000,0x0000,gr7 ; 32 bit resultset_gr_immed -2,gr8set_icc 0x4,0smulcc gr7,gr8,gr8,icc0test_icc 1 0 0 0 icc0test_gr_limmed 0xffff,0xffff,gr8test_gr_limmed 0x8000,0x0000,gr9set_gr_limmed 0x4000,0x0001,gr7 ; 32 bit resultset_gr_immed -2,gr8set_icc 0x5,0smulcc gr7,gr8,gr8,icc0test_icc 1 0 0 1 icc0test_gr_limmed 0xffff,0xffff,gr8test_gr_limmed 0x7fff,0xfffe,gr9set_gr_limmed 0x4000,0x0000,gr7 ; 33 bit resultset_gr_immed -4,gr8set_icc 0x6,0smulcc gr7,gr8,gr8,icc0test_icc 1 0 1 0 icc0test_gr_limmed 0xffff,0xffff,gr8test_gr_limmed 0x0000,0x0000,gr9set_gr_limmed 0x7fff,0xffff,gr7 ; max negative resultset_gr_limmed 0x8000,0x0000,gr8set_icc 0x7,0smulcc gr7,gr8,gr8,icc0test_icc 1 0 1 1 icc0test_gr_limmed 0xc000,0x0000,gr8test_gr_limmed 0x8000,0x0000,gr9; Negative operandsset_gr_immed -3,gr7 ; multiply small numbersset_gr_immed -2,gr8set_icc 0xc,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 0 0 icc0test_gr_immed 0,gr8test_gr_immed 6,gr9set_gr_immed -1,gr7 ; multiply by 1set_gr_immed -2,gr8set_icc 0xd,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 0 1 icc0test_gr_immed 0,gr8test_gr_immed 2,gr9set_gr_immed -2,gr7 ; multiply by 1set_gr_immed -1,gr8set_icc 0xe,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 1 0 icc0test_gr_immed 0,gr8test_gr_immed 2,gr9set_gr_limmed 0xc000,0x0001,gr7 ; 31 bit resultset_gr_immed -2,gr8set_icc 0xf,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 1 1 icc0test_gr_immed 0,gr8test_gr_limmed 0x7fff,0xfffe,gr9set_gr_limmed 0xc000,0x0000,gr7 ; 32 bit resultset_gr_immed -2,gr8set_icc 0xc,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 0 0 icc0test_gr_immed 0,gr8test_gr_limmed 0x8000,0x0000,gr9set_gr_limmed 0xc000,0x0000,gr7 ; 33 bit resultset_gr_immed -4,gr8set_icc 0xd,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 0 1 icc0test_gr_immed 1,gr8test_gr_immed 0x00000000,gr9set_gr_limmed 0x8000,0x0001,gr7 ; almost max positive resultset_gr_limmed 0x8000,0x0001,gr8set_icc 0xe,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 1 0 icc0test_gr_limmed 0x3fff,0xffff,gr8test_gr_immed 0x00000001,gr9set_gr_limmed 0x8000,0x0000,gr7 ; max positive resultset_gr_limmed 0x8000,0x0000,gr8set_icc 0xf,0smulcc gr7,gr8,gr8,icc0test_icc 0 0 1 1 icc0test_gr_limmed 0x4000,0x0000,gr8test_gr_immed 0x00000000,gr9pass
Go to most recent revision | Compare with Previous | Blame | View Log