URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [h8300/] [das.s] - Rev 373
Go to most recent revision | Compare with Previous | Blame | View Log
# Hitachi H8 testcase 'das' # mach(): all # as(h8300): --defsym sim_cpu=0 # as(h8300h): --defsym sim_cpu=1 # as(h8300s): --defsym sim_cpu=2 # as(h8sx): --defsym sim_cpu=3 # ld(h8300h): -m h8300helf # ld(h8300s): -m h8300self # ld(h8sx): -m h8300sxelf .include "testutils.inc" start das_8: set_grs_a5a5 ; Fill all general regs with a fixed pattern ;; fixme set ccr ;; das Rd das r0l ; register operand ;; fixme test ccr ; H=0 N=1 Z=0 V=0 C=0 test_gr_a5a5 0 ; Make sure other general regs not disturbed test_gr_a5a5 1 ; Make sure other general regs not disturbed test_gr_a5a5 2 test_gr_a5a5 3 test_gr_a5a5 4 test_gr_a5a5 5 test_gr_a5a5 6 test_gr_a5a5 7 pass exit 0
Go to most recent revision | Compare with Previous | Blame | View Log