OpenCores

URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [beq.cgs] - Rev 330

Compare with Previous | Blame | View Log

# m32r testcase for beq $src1,$src2,$disp16
# mach(): m32r m32rx

        .include "testutils.inc"

        start

        .global beq
beq:
        mvi_h_condbit 0
        mvi_h_gr r4, 12
        mvi_h_gr r5, 12
        beq r4, r5, ok
not_ok:
        fail
ok:
        mvi_h_gr r5, 11
        beq r4, r5, not_ok

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.