OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [libgloss/] [bfin/] [include/] [sys/] [mc_typedef.h] - Rev 207

Compare with Previous | Blame | View Log

/*
 * The authors hereby grant permission to use, copy, modify, distribute,
 * and license this software and its documentation for any purpose, provided
 * that existing copyright notices are retained in all copies and that this
 * notice is included verbatim in any distributions. No written agreement,
 * license, or royalty fee is required for any of the authorized uses.
 * Modifications to this software may be copyrighted by their authors
 * and need not follow the licensing terms described here, provided that
 * the new terms are clearly indicated on the first page of each file where
 * they apply.
 */
 
#pragma once
#ifndef __NO_BUILTIN
#pragma system_header /* sys/mc_typedef.h */
#endif
/************************************************************************
 *
 * sys/mc_typedef.h
 *
 * Copyright (C) 2008 Analog Devices, Inc.
 *
 ************************************************************************/
 
/* Define testset_t. */
 
#ifndef _SYS_MC_TYPEDEF_H
#define _SYS_MC_TYPEDEF_H
 
#if !defined(__ADSPLPBLACKFIN__)
typedef volatile unsigned char testset_t;
#elif defined(__WORKAROUND_TESTSET_ALIGN) /* require 32-bit aligned address */
typedef volatile unsigned int testset_t;
#else
typedef volatile unsigned short testset_t;
#endif
 
#endif /* _SYS_MC_TYPEDEF_H */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.