OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.18.0/] [libgloss/] [sparc/] [erc32-io.c] - Rev 207

Compare with Previous | Blame | View Log

#define USE_PORT_A
 
#define RXADATA (int *) 0x01F800E0
#define RXBDATA (int *) 0x01F800E4
#define RXSTAT (int *) 0x01F800E8
 
void
outbyte (int c)
{
  volatile int *rxstat;
  volatile int *rxadata;
  int rxmask;
 
  rxstat = RXSTAT;
#ifdef USE_PORT_A
  rxadata = RXADATA;
  rxmask = 6;
#else
  rxadata = RXBDATA;
  rxmask = 0x60000;
#endif
 
  while ((*rxstat & rxmask) == 0);
 
  *rxadata = c;
}
 
int
inbyte (void)
{
  volatile int *rxstat;
  volatile int *rxadata;
  int rxmask;
 
  rxstat = RXSTAT;
#ifdef USE_PORT_A
  rxadata = RXADATA;
  rxmask = 1;
#else
  rxadata = RXBDATA;
  rxmask = 0x10000;
#endif
 
  while ((*rxstat & rxmask) == 0);
 
  return *rxadata;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.