OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [gas/] [testsuite/] [gas/] [m32r/] [parallel.s] - Rev 818

Compare with Previous | Blame | View Log

; Test error messages where parallel instructions conflict
 
; { dg-options "-m32rx" }
; { dg-do assemble { target m32r-*-* } }
 
	.text
	.global parallel
parallel:
	mv r1,r0 || mv r2,r1
	; { dg-warning "output of 1st instruction" "parallel output overlaps input" { target *-*-* } { 9 } }
	mv r1,r0 || mv r0,r2
	; { dg-warning "output of 2nd instruction" "parallel output overlaps input" { target *-*-* } { 11 } }
	mv r1,r0 || mv r1,r2
	; { dg-error "instructions write to the same destination register" "parallel overlapping destinations" { target *-*-* } { 13 } }
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.