OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [binutils-2.20.1/] [ld/] [testsuite/] [ld-frv/] [fdpic-shared-4.d] - Rev 818

Compare with Previous | Blame | View Log

#name: FRV uClinux PIC relocs to protected symbols, shared linking
#source: fdpic4.s
#objdump: -DR -j .text -j .data -j .got -j .plt
#ld: -shared

.*:     file format elf.*frv.*

Disassembly of section \.text:

[0-9a-f ]+<F4>:
[0-9a-f ]+:     80 3c 00 01     call [0-9a-f]+ <PF0>

[0-9a-f ]+<PF0>:
[0-9a-f ]+:     80 40 f0 10     addi gr15,16,gr0
[0-9a-f ]+:     80 fc 00 20     setlos 0x20,gr0
[0-9a-f ]+:     80 f4 00 1c     setlo 0x1c,gr0
[0-9a-f ]+:     80 f8 00 00     sethi hi\(0x0\),gr0
[0-9a-f ]+:     80 40 f0 0c     addi gr15,12,gr0
[0-9a-f ]+:     80 fc 00 24     setlos 0x24,gr0
[0-9a-f ]+:     80 f4 00 18     setlo 0x18,gr0
[0-9a-f ]+:     80 f8 00 00     sethi hi\(0x0\),gr0
[0-9a-f ]+:     80 40 ff f8     addi gr15,-8,gr0
[0-9a-f ]+:     80 fc ff f0     setlos 0xf+ff0,gr0
[0-9a-f ]+:     80 f4 ff e8     setlo 0xffe8,gr0
[0-9a-f ]+:     80 f8 ff ff     sethi 0xffff,gr0
[0-9a-f ]+:     80 40 ff dc     addi gr15,-36,gr0
[0-9a-f ]+:     80 fc ff dc     setlos 0xf+fdc,gr0
[0-9a-f ]+:     80 f4 ff dc     setlo 0xffdc,gr0
[0-9a-f ]+:     80 f8 ff ff     sethi 0xffff,gr0
[0-9a-f ]+:     80 f4 00 14     setlo 0x14,gr0
[0-9a-f ]+:     80 f8 00 00     sethi hi\(0x0\),gr0
Disassembly of section \.dat[0-9a-f ]+:

[0-9a-f ]+<D4>:
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   \.data

[0-9a-f ]+<PD0>:
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC     \.text
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   \.text
Disassembly of section \.got:

[0-9a-f ]+<_GLOBAL_OFFSET_TABLE_-0x18>:
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC_VALUE       \.text
[0-9a-f ]+:     00 00 00 00     add\.p gr0,gr0,gr0

[0-9a-f ]+<_GLOBAL_OFFSET_TABLE_>:
        \.\.\.
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC     \.text
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   \.text
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   \.data
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC     \.text
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   \.text
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_32   \.text
[0-9a-f ]+:     00 00 00 04     add\.p gr0,gr4,gr0
[0-9a-f  ]+: R_FRV_FUNCDESC     \.text

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.