OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20021230-1.c] - Rev 816

Go to most recent revision | Compare with Previous | Blame | View Log

/* SH has special handling for combined and/shift sequences.  Make
   sure that it behaves properly when one input is in the MACL register.  */
int r, t;
 
static void initRGB()
{
  t = ((r*255/3) & 0xff) << 16;
}
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.