OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20030703-1.c] - Rev 826

Compare with Previous | Blame | View Log

/* Extracted from PR target/10700.  */
/* The following code used to cause an ICE on 64-bit targets.  */
 
int SAD_Block(int *);
void MBMotionEstimation(int *act_block, int block)
{
    SAD_Block(act_block + (  (8 * (block == 1 || block == 3))
                          + (8 * (block == 2 || block == 3))));
}
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.