OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [cond-asm.c] - Rev 826

Compare with Previous | Blame | View Log

/* Check that %? in inline asm expands to nothing.  */
/* { dg-do compile } */
/* { dg-options "-O2" } */
/* { dg-require-effective-target arm32 } */
int b;
int foo(int a)
{
  if (a)
    b = 42;
  asm ("test%?me":"=r"(a):"0"(a));
  return a;
}
/* { dg-final { scan-assembler "testme" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.