OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [fp16-compile-vcvt.c] - Rev 826

Compare with Previous | Blame | View Log

/* { dg-do compile } */
/* { dg-require-effective-target arm_neon_ok } */
/* { dg-options "-mfp16-format=ieee -mfpu=neon-fp16 -mfloat-abi=softfp" } */
 
/* Test generation of VFP __fp16 instructions.  */
 
__fp16 h1 = 0.0;
__fp16 h2 = 1234.0;
float f1 = 2.0;
float f2 = -999.9;
 
void f (void)
{
  h1 = f1;
  f2 = h2;
}
 
/* { dg-final { scan-assembler "\tvcvtb.f32.f16" } } */
/* { dg-final { scan-assembler "\tvcvtb.f16.f32" } } */
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.