OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [pr40835.c] - Rev 826

Compare with Previous | Blame | View Log

/* { dg-options "-mthumb -Os" }  */
/* { dg-require-effective-target arm_thumb1_ok } */
/* { dg-final { scan-assembler-not "cmp" } } */
 
int bar();
void goo(int, int);
 
void eq()
{
  int v = bar();
  if (v == 0)
    return;
  goo(1, v);
}
 
void ge()
{
  int v = bar();
  if (v >= 0)
    return;
  goo(1, v);
}
 
void gt()
{
  int v = bar();
  if (v > 0)
    return;
  goo(1, v);
}
 
void lt()
{
  int v = bar();
  if (v < 0)
    return;
  goo(1, v);
}
 
void le()
{
  int v = bar();
  if (v <= 0)
    return;
  goo(1, v);
}
 
unsigned int foo();
 
void leu()
{
  unsigned int v = foo();
  if (v <= 0)
    return;
  goo(1, v);
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.