OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [arm/] [thumb2-mul-speed.c] - Rev 826

Compare with Previous | Blame | View Log

/* Do not use 16-bit multiply instructions in Thumb-2 mode when
   optimizing for speed.  */
/* { dg-options "-mthumb -O2" }  */
/* { dg-require-effective-target arm_thumb2_ok } */
/* { dg-final { scan-assembler-not "muls" } } */
 
int f(int i, int j) 
{
  return i * j;
}
 
int x;
 
void g(int i, int j)
{
  if (i * j < 0)
    x = 1;
}
 
int h(int i, int j)
{
  i = i * j;
  if (i < 0)
    x = 1;
  return i;
}
 
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.