OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [mips/] [msub-7.c] - Rev 826

Compare with Previous | Blame | View Log

/* -mlong32 added because of PR target/38598.  */
/* { dg-options "-O2 -march=5kc -mlong32" } */
/* { dg-final { scan-assembler-not "\tmul\t" } } */
/* { dg-final { scan-assembler "\tmsub\t" } } */
 
NOMIPS16 int
f1 (int *a, int *b, int n)
{
  int x, i;
 
  x = 100;
  for (i = 0; i < n; i++)
    x -= a[i] * b[i];
  return x;
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.