URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [vsx-builtin-5.c] - Rev 826
Compare with Previous | Blame | View Log
/* { dg-do compile { target { powerpc*-*-* && lp64 } } } */ /* { dg-skip-if "" { powerpc*-*-darwin* } { "*" } { "" } } */ /* { dg-require-effective-target powerpc_vsx_ok } */ /* { dg-options "-O2 -mcpu=power7" } */ /* { dg-final { scan-assembler "xxpermdi" } } */ /* { dg-final { scan-assembler-not "stxvd2x" } } */ /* Make sure double extract doesn't use a store instruction. */ double d0(__vector double v){ return __builtin_vec_extract (v, 0); } double d1(__vector double v){ return __builtin_vec_extract (v, 1); } double e0(vector double v){ return __builtin_vec_ext_v2df (v, 0); } double e1(vector double v){ return __builtin_vec_ext_v2df (v, 1); }