URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [sh/] [sh2a-prefetch.c] - Rev 826
Compare with Previous | Blame | View Log
/* Testcase to check generation of a SH2A specific instruction PREF @Rm. */ /* { dg-do assemble {target sh*-*-*}} */ /* { dg-options "-O0" } */ /* { dg-skip-if "" { "sh*-*-*" } "*" "-m2a -m2a-nofpu -m2a-single -m2a-single-only" } */ /* { dg-final { scan-assembler "pref"} } */ void opt (void) { int *p, wk; int data[100]; /* data prefetch , instructions hit the cache. */ __builtin_prefetch (&data[0], 0, 0); __builtin_prefetch (&data[0], 0, 1); __builtin_prefetch (&data[0], 0, 2); __builtin_prefetch (&data[0], 0, 3); __builtin_prefetch (&data[0], 1, 0); __builtin_prefetch (&data[0], 1, 1); __builtin_prefetch (&data[0], 1, 2); __builtin_prefetch (&data[0], 1, 3); for (p = &data[0]; p < &data[9]; p++) { if (*p > *(p + 1)) { wk = *p; *p = *(p + 1); *(p + 1) = wk; } } }