OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gcc-4.5.1/] [gcc/] [testsuite/] [gcc.target/] [xstormy16/] [data_below100/] [17_if0_b100w_bit_3.c] - Rev 826

Compare with Previous | Blame | View Log

/* { dg-options { -nostartfiles below100.o -Tbelow100.ld -O2 } } */
/* { dg-final { scan-assembler "b\[np\] B100A,#3," } } */
/* { dg-final { scan-assembler "b\[np\] B100B,#3," } } */
 
char acDummy[0xf0] __attribute__ ((__BELOW100__));
unsigned short B100A __attribute__ ((__BELOW100__)) = 0x1234;
unsigned short *pA = &B100A;
unsigned short B100B __attribute__ ((__BELOW100__)) = 0xedcb;
unsigned short *pB = &B100B;
 
char *
Do (void)
{
  if (!(B100A & 0x0008))
    {
      if (!(B100B & 0x0008))
	return "Fail";
      else
	return "Success";
    }
  else
    return "Fail";
}
 
int
main (void)
{
  return Do ()[0] == 'F';
}
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.