OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [gdb/] [regformats/] [reg-m32r.dat] - Rev 816

Go to most recent revision | Compare with Previous | Blame | View Log

name:m32r
expedite:pc,lr,sp
32:r0
32:r1
32:r2
32:r3
32:r4
32:r5
32:r6
32:r7
32:r8
32:r9
32:r10
32:r11
32:r12
32:fp
32:lr
32:sp
32:psw
32:cbr
32:spi
32:spu
32:bpc
32:pc
32:accl
32:acch
32:evb

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.