OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [d10v-elf/] [t-msbu.s] - Rev 841

Compare with Previous | Blame | View Log

.include "t-macros.i"
 
	start
 
	;; clear FX
	ldi r2, #0x8005
	mvtc r2, cr0
 
	loadacc2 a1 0x7f 0xffff 0xffff
	ldi r8, 0xffff
	ldi r9, 0x8001
test_msbu1:
	MSBU a1, r9, r8
	checkacc2 1 a1 0X7F 0x7FFF 0x8000
 
 
	;; set FX
	ldi r2, #0x8085
	mvtc r2, cr0
 
	loadacc2 a1 0x7f 0xffff 0xffff
	ldi r8, 0xffff
	ldi r9, 0x8001
test_msbu2:
	MSBU a1, r9, r8
	checkacc2 2 a1 0X7E 0xFFFF 0x0001
 
	exit0
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.