URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [d10v-elf/] [t-rte.s] - Rev 841
Compare with Previous | Blame | View Log
.include "t-macros.i" start PSW_BITS = PSW_C|PSW_F0|PSW_F1 ldi r6, #success@word mvtc r6, bpc ldi r6, #PSW_BITS mvtc r6, bpsw test_rte: RTE exit47 success: checkpsw2 1 PSW_BITS exit0