OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [arm/] [sbc.cgs] - Rev 841

Compare with Previous | Blame | View Log

# arm testcase for sbc$cond${set-cc?} $rd,$rn,$imm12
# mach: unfinished

        .include "testutils.inc"

        start

        .global sbc_imm
sbc_imm:
        sbc00 pc,pc,0

        pass
# arm testcase for sbc$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
# mach: unfinished

        .include "testutils.inc"

        start

        .global sbc_reg_imm_shift
sbc_reg_imm_shift:
        sbc00 pc,pc,pc,lsl 0

        pass
# arm testcase for sbc$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
# mach: unfinished

        .include "testutils.inc"

        start

        .global sbc_reg_reg_shift
sbc_reg_reg_shift:
        sbc00 pc,pc,pc,lsl pc

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.