URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [frv/] [bcnlr.cgs] - Rev 847
Go to most recent revision | Compare with Previous | Blame | View Log
# frv testcase for bcnlr $ICCi,$ccond,$hint# mach: all.include "testutils.inc"start.global bcnlrbcnlr:; ccond is trueset_spr_immed 128,lcrset_spr_addr bad,lrset_icc 0x0 0bcnlr icc0,0,0set_spr_addr bad,lrset_icc 0x1 1bcnlr icc1,0,1set_spr_addr bad,lrset_icc 0x2 2bcnlr icc2,0,2set_spr_addr bad,lrset_icc 0x3 3bcnlr icc3,0,3set_spr_addr bad,lrset_icc 0x4 0bcnlr icc0,0,0set_spr_addr bad,lrset_icc 0x5 1bcnlr icc1,0,1set_spr_addr bad,lrset_icc 0x6 2bcnlr icc2,0,2set_spr_addr bad,lrset_icc 0x7 3bcnlr icc3,0,3set_spr_addr ok9,lrset_icc 0x8 0bcnlr icc0,0,0failok9:set_spr_addr oka,lrset_icc 0x9 1bcnlr icc1,0,1failoka:set_spr_addr okb,lrset_icc 0xa 2bcnlr icc2,0,2failokb:set_spr_addr okc,lrset_icc 0xb 3bcnlr icc3,0,3failokc:set_spr_addr okd,lrset_icc 0xc 0bcnlr icc0,0,0failokd:set_spr_addr oke,lrset_icc 0xd 1bcnlr icc1,0,1failoke:set_spr_addr okf,lrset_icc 0xe 2bcnlr icc2,0,2failokf:set_spr_addr okg,lrset_icc 0xf 3bcnlr icc3,0,3failokg:; ccond is trueset_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x0 0bcnlr icc0,1,0set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x1 1bcnlr icc1,1,1set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x2 2bcnlr icc2,1,2set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x3 3bcnlr icc3,1,3set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x4 0bcnlr icc0,1,0set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x5 1bcnlr icc1,1,1set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x6 2bcnlr icc2,1,2set_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x7 3bcnlr icc3,1,3set_spr_immed 1,lcrset_spr_addr okp,lrset_icc 0x8 0bcnlr icc0,1,0failokp:set_spr_immed 1,lcrset_spr_addr okq,lrset_icc 0x9 1bcnlr icc1,1,1failokq:set_spr_immed 1,lcrset_spr_addr okr,lrset_icc 0xa 2bcnlr icc2,1,2failokr:set_spr_immed 1,lcrset_spr_addr oks,lrset_icc 0xb 3bcnlr icc3,1,3failoks:set_spr_immed 1,lcrset_spr_addr okt,lrset_icc 0xc 0bcnlr icc0,1,0failokt:set_spr_immed 1,lcrset_spr_addr oku,lrset_icc 0xd 1bcnlr icc1,1,1failoku:set_spr_immed 1,lcrset_spr_addr okv,lrset_icc 0xe 2bcnlr icc2,1,2failokv:set_spr_immed 1,lcrset_spr_addr okw,lrset_icc 0xf 3bcnlr icc3,1,3failokw:; ccond is falseset_spr_immed 128,lcrset_spr_addr bad,lrset_icc 0x0 0bcnlr icc0,1,0set_icc 0x1 1bcnlr icc1,1,1set_icc 0x2 2bcnlr icc2,1,2set_icc 0x3 3bcnlr icc3,1,3set_icc 0x4 0bcnlr icc0,1,0set_icc 0x5 1bcnlr icc1,1,1set_icc 0x6 2bcnlr icc2,1,2set_icc 0x7 3bcnlr icc3,1,3set_icc 0x8 0bcnlr icc0,1,0set_icc 0x9 1bcnlr icc1,1,1set_icc 0xa 2bcnlr icc2,1,2set_icc 0xb 3bcnlr icc3,1,3set_icc 0xc 0bcnlr icc0,1,0set_icc 0xd 1bcnlr icc1,1,1set_icc 0xe 2bcnlr icc2,1,2set_icc 0xf 3bcnlr icc3,1,3; ccond is falseset_spr_immed 1,lcrset_spr_addr bad,lrset_icc 0x0 0bcnlr icc0,0,0set_spr_immed 1,lcrset_icc 0x1 1bcnlr icc1,0,1set_spr_immed 1,lcrset_icc 0x2 2bcnlr icc2,0,2set_spr_immed 1,lcrset_icc 0x3 3bcnlr icc3,0,3set_spr_immed 1,lcrset_icc 0x4 0bcnlr icc0,0,0set_spr_immed 1,lcrset_icc 0x5 1bcnlr icc1,0,1set_spr_immed 1,lcrset_icc 0x6 2bcnlr icc2,0,2set_spr_immed 1,lcrset_icc 0x7 3bcnlr icc3,0,3set_spr_immed 1,lcrset_icc 0x8 0bcnlr icc0,0,0set_spr_immed 1,lcrset_icc 0x9 1bcnlr icc1,0,1set_spr_immed 1,lcrset_icc 0xa 2bcnlr icc2,0,2set_spr_immed 1,lcrset_icc 0xb 3bcnlr icc3,0,3set_spr_immed 1,lcrset_icc 0xc 0bcnlr icc0,0,0set_spr_immed 1,lcrset_icc 0xd 1bcnlr icc1,0,1set_spr_immed 1,lcrset_icc 0xe 2bcnlr icc2,0,2set_spr_immed 1,lcrset_icc 0xf 3bcnlr icc3,0,3passbad:fail
Go to most recent revision | Compare with Previous | Blame | View Log