OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [bc24.cgs] - Rev 841

Compare with Previous | Blame | View Log

# m32r testcase for bc $disp24
# mach(): m32r m32rx

        .include "testutils.inc"

        start

        .global bc24
bc24:

        mvi_h_condbit 0
        bc.l test0fail
        bra test0pass
test0fail:
        fail
test0pass:

        mvi_h_condbit 1
        bc.l test1pass
        fail
test1pass:

        pass

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.