URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [gnu-stable/] [gdb-7.2/] [sim/] [testsuite/] [sim/] [m32r/] [rte.cgs] - Rev 841
Compare with Previous | Blame | View Log
# m32r testcase for rte# mach(): m32r m32rx.include "testutils.inc"start.global rterte:; Test 1: bbpsw = 0, bpsw = 1, psw = 0; bbsm = 0, bie = 0, bbcond = 0mvi_h_gr r4, 0mvtc r4, cr8; bsm = 1, bie = 1, bcond = 1, sm = 0, ie = 0, cond = 0mvi_h_gr r4, 0xc100mvtc r4, cr0; bbpc = 0mvaddr_h_gr r4, 0mvtc r4, bbpc; bpc = ret1mvaddr_h_gr r4, ret1mvtc r4, bpcrtefailret1:; test bbsm = 0, bbie = 0, bbcond = 0mvfc r4, cr8test_h_gr r4, 0; test bsm = 0, bie = 0, bcond = 0, sm = 1, ie = 1, cond = 1mvfc r4, cr0test_h_gr r4, 0xc1; test bbpc = 0mvfc r4, bbpctest_h_gr r4, 0; test bpc = 0mvfc r4, bpctest_h_gr r4, 0; Test 2: bbpsw = 1, bpsw = 0, psw = 1; bbsm = 1, bie = 1, bbcond = 1mvi_h_gr r4, 0xc1mvtc r4, cr8; bsm = 0, bie = 0, bcond = 0, sm = 1, ie = 1, cond = 1mvi_h_gr r4, 0xc1mvtc r4, cr0; bbpc = 42mvaddr_h_gr r4, 42mvtc r4, bbpc; bpc = ret2 + 2mvaddr_h_gr r4, ret2 + 2mvtc r4, bpcrtefailret2:; test bbsm = 1, bbie = 1, bbcond = 1mvfc r4, cr8test_h_gr r4, 0xc1; test bsm = 1, bie = 1, bcond = 1, sm = 0, ie = 0, cond = 0mvfc r4, cr0test_h_gr r4, 0xc100; test bbpc = 42mvfc r4, bbpctest_h_gr r4, 42; test bpc = 42mvfc r4, bpctest_h_gr r4, 42pass
