OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [common/] [stats.h] - Rev 584

Go to most recent revision | Compare with Previous | Blame | View Log

/* stats.h -- Header file for stats.c
 
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 2008 Embecosm Limited
 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
 
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
 
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
 
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
/* This program is commented throughout in a fashion suitable for processing
   with Doxygen. */
 
 
#ifndef STATS__H
#define STATS__H
 
/* Package includes */
#include "opcode/or32.h"
 
#define RAW_RANGE  1000
 
struct bpbstat
{
  int hit;
  int miss;
  int correct;
  int incorrect;
};
 
struct bticstat
{
  int hit;
  int miss;
};
 
struct mstats_entry
{
  int byteadd;
  int bf[2][2];			/* [taken][fwd/bwd] */
  int bnf[2][2];		/* [taken][fwd/bwd] */
  struct bpbstat bpb;
  struct bticstat btic;
};				/*!< misc units stats */
 
struct cachestats_entry
{
  int readhit;
  int readmiss;
  int writehit;
  int writemiss;
};				/*!< cache stats */
 
struct immustats_entry
{
  int fetch_tlbhit;
  int fetch_tlbmiss;
  int fetch_pagefaults;
};				/*!< IMMU stats */
 
struct dmmustats_entry
{
  int loads_tlbhit;
  int loads_tlbmiss;
  int loads_pagefaults;
  int stores_tlbhit;
  int stores_tlbmiss;
  int stores_pagefaults;
};				/*!< DMMU stats */
 
struct raw_stats
{
  int reg[64];
  int range[RAW_RANGE];
};				/*!< RAW hazard stats */
 
/* Globally visible data structures */
extern struct mstats_entry      or1k_mstats;
extern struct cachestats_entry  ic_stats;
extern struct cachestats_entry  dc_stats;
extern struct immustats_entry   immu_stats;
extern struct dmmustats_entry   dmmu_stats;
extern struct raw_stats         raw_stats;
 
/* Function prototypes for external use */
extern void addsstats (int item, int cnt_dynamic);
extern void adddstats (int item1, int item2, int cnt_dynamic, int depend);
extern void addfstats (enum insn_type item1, enum insn_type item2,
		       int cnt_dynamic, int depend);
extern void initstats ();
extern void printstats ();
 
#endif	/*  STATS__H */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.