OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [mmu/] [dmmu.h] - Rev 867

Go to most recent revision | Compare with Previous | Blame | View Log

/* dmmu.h -- Data MMU header file
 
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 2008 Embecosm Limited
 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
 
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
 
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
 
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
/* This program is commented throughout in a fashion suitable for processing
   with Doxygen. */
 
 
#ifndef DMMU__H
#define DMMU__H
 
/* Package includes */
#include "sim-config.h"
 
struct dmmu
{
  int       enabled;		/* Whether DMMU is enabled */
  int       nways;		/* Number of DTLB ways */
  int       nsets;		/* Number of DTLB sets */
  int       pagesize;		/* DTLB page size */
  int       pagesize_log2;	/* DTLB page size (log2(pagesize)) */
  oraddr_t  page_offset_mask;	/* Address mask to get page offset */
  oraddr_t  page_mask;		/* Page number mask (diff. from vpn) */
  oraddr_t  vpn_mask;		/* Address mask to get vpn */
  int       lru_reload;		/* What to reload the lru value to */
  oraddr_t  set_mask;		/* Mask to get set of an address */
  int       entrysize;		/* DTLB entry size */
  int       ustates;		/* number of DTLB usage states */
  int       missdelay;		/* How much cycles does the miss cost */
  int       hitdelay;		/* How much cycles does the hit cost */
};
 
#define DADDR_PAGE(addr) ((addr) & dmmu_state->page_mask)
 
/* FIXME: Remove the need for this global */
extern struct dmmu *dmmu_state;
 
/* Prototypes for external use */
extern oraddr_t  dmmu_translate (oraddr_t  virtaddr,
				 int       write_access);
extern oraddr_t  dmmu_simulate_tlb (oraddr_t  virtaddr,
				    int       write_access);
extern oraddr_t  peek_into_dtlb (oraddr_t  virtaddr,
				 int       write_access,
				 int       through_dc);
extern void      reg_dmmu_sec ();
 
#endif  /* DMMU__H */
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.