URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Subversion Repositories openrisc_2011-10-31
[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [libsim.tests/] [int-level.exp] - Rev 428
Go to most recent revision | Compare with Previous | Blame | View Log
# int-level.exp. Test of the library level triggered interrupt functions# Copyright (C) 2010 Embecosm Limited# Contributor Jeremy Bennett <jeremy.bennett@embecosm.com># This file is part of OpenRISC 1000 Architectural Simulator.# This program is free software; you can redistribute it and/or modify it# under the terms of the GNU General Public License as published by the Free# Software Foundation; either version 3 of the License, or (at your option)# any later version.# This program is distributed in the hope that it will be useful, but WITHOUT# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or# FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for# more details.# You should have received a copy of the GNU General Public License along# with this program. If not, see <http:#www.gnu.org/licenses/>. */# -----------------------------------------------------------------------------# This code is commented throughout for use with Doxygen.# -----------------------------------------------------------------------------# Run the library level triggered interrupts in a number of ways.# Sequence of independent interruptsrun_libsim "int-level simple 1" \[list "Initalization succeeded." \"Starting interrupt handler" \"Enabling interrupts." \"Raising interrupt 1" \"PICSR = 0x00000002" \"Clearing interrupt 1" \"Test completed successfully."] \"lib-inttest/lib-inttest-level" "int-level.cfg" \"int-logger/int-logger-level" "+1" "-1"run_libsim "int-level simple 2" \[list "Initalization succeeded." \"Starting interrupt handler" \"Enabling interrupts." \"Raising interrupt 7" \"PICSR = 0x00000080" \"Clearing interrupt 7" \"Raising interrupt 17" \"PICSR = 0x00020000" \"Clearing interrupt 17" \"Raising interrupt 31" \"PICSR = 0x80000000" \"Clearing interrupt 31" \"Test completed successfully."] \"lib-inttest/lib-inttest-level" "int-level.cfg" \"int-logger/int-logger-level" "+7" "-7" "+17" "-17" "+31" "-31"# Uncleared interrupt (this only matches the first two reports or PICSR, there# are many)run_libsim "int-level uncleared interrupt" \[list "Initalization succeeded." \"Starting interrupt handler" \"Enabling interrupts." \"Raising interrupt 1" \"PICSR = 0x00000002" \"PICSR = 0x00000002" \"Test completed successfully."] \"lib-inttest/lib-inttest-level" "int-level.cfg" \"int-logger/int-logger-level" "+1"# Clearing the wrong interruptrun_libsim "int-level wrong clear" \[list "Initalization succeeded." \"Starting interrupt handler" \"Enabling interrupts." \"Raising interrupt 31" \"PICSR = 0x80000000" \"Clearing interrupt 1" \"PICSR = 0x80000000" \"Clearing interrupt 31" \"Test completed successfully."] \"lib-inttest/lib-inttest-level" "int-level.cfg" \"int-logger/int-logger-level" "+31" "-1" "-31"# Check the boundaries of acceptable interrupt numbersrun_libsim "int-level check boundaries" \[list "Warning: Invalid interrupt # 32 to raise." \"Warning: Invalid interrupt # 32 to clear." \"Initalization succeeded." \"Starting interrupt handler" \"Enabling interrupts." \"Raising interrupt 0" \"PICSR = 0x00000001" \"Clearing interrupt 0" \"Raising interrupt 1" \"PICSR = 0x00000002" \"Clearing interrupt 1" \"Raising interrupt 31" \"PICSR = 0x80000000" \"Clearing interrupt 31" \"Raising interrupt 31" \"PICSR = 0x80000000" \"Clearing interrupt 31" \"Raising interrupt 1" \"PICSR = 0x00000002" \"Clearing interrupt 1" \"Raising interrupt 0" \"PICSR = 0x00000001" \"Clearing interrupt 0" \"Test completed successfully."] \"lib-inttest/lib-inttest-level" "int-level.cfg" \"int-logger/int-logger-level" "+0" "-0" "+1" "-1" "+31" "-31" "+32" "-32" \"+31" "-31" "+1" "-1" "+0" "-0"
Go to most recent revision | Compare with Previous | Blame | View Log
