URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [or1ksim.tests/] [acv-uart.cfg] - Rev 82
Compare with Previous | Blame | View Log
section memory/*random_seed = 12345type = random*/pattern = 0x00type = unknown /* Fastest */name = "FLASH"ce = 0baseaddr = 0xf0000000size = 0x00200000delayr = 1delayw = -1endsection memory/*random_seed = 12345type = random*/pattern = 0x00type = unknown /* Fastest */name = "RAM"ce = 1baseaddr = 0x00000000size = 0x00200000delayr = 1delayw = 1endsection mcenabled = 1baseaddr = 0x93000000POC = 0x00000008 /* Power on configuration register */endsection cpuver = 0x12rev = 0x0001/* upr = */superscalar = 0hazards = 0dependstats = 0endsection simdebug = 4verbose = 1exe_log = 1exe_log_fn = "executed.log"endsection uartbaseaddr = 0x9c000000jitter = -1 /* async behaviour */16550 = 1irq = 19vapi_id = 0x100endsection VAPIenabled = 1log_enabled = 1hide_device_id = 1vapi_log_fn = "vapi.log"server_port = 9100end
