URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [or1ksim.tests/] [mmu.cfg] - Rev 233
Go to most recent revision | Compare with Previous | Blame | View Log
/* mmu.cfg -- Or1ksim configuration script file for MMU testCopyright (C) 2001, Marko Mlinar <markom@opencores.org>Copyright (C) 2010 Embecosm LimitedContributor Marko Mlinar <markom@opencores.org>Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>This file is part of OpenRISC 1000 Architectural Simulator.This program is free software; you can redistribute it and/or modify itunder the terms of the GNU General Public License as published by the FreeSoftware Foundation; either version 3 of the License, or (at your option)any later version.This program is distributed in the hope that it will be useful, but WITHOUTANY WARRANTY; without even the implied warranty of MERCHANTABILITY orFITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License formore details.You should have received a copy of the GNU General Public License alongwith this program. If not, see <http: www.gnu.org/licenses/>. */section memory/*random_seed = 12345type = random*/pattern = 0x00type = unknown /* Fastest */name = "RAM"ce = 1baseaddr = 0x00000000size = 0x00200000delayr = 1delayw = 2endsection memory/*random_seed = 12345type = random*/pattern = 0x00type = unknown /* Fastest */name = "FLASH"ce = 0baseaddr = 0xf0000000size = 0x00200000delayr = 10delayw = -1endsection immuenabled = 1nsets = 64nways = 1ustates = 2pagesize = 8192endsection dmmuenabled = 1nsets = 64nways = 1ustates = 2pagesize = 8192endsection icenabled = 1nsets = 256nways = 1ustates = 2blocksize = 16endsection dcenabled = 1nsets = 256nways = 1ustates = 2blocksize = 16endsection sim/* verbose = 1 */debug = 0profile = 0prof_fn = "sim.profile"history = 1/* iprompt = 0 */exe_log = 0exe_log_fn = "executed.log"endsection mcenabled = 1baseaddr = 0x93000000POC = 0x00000008 /* Power on configuration register */end
Go to most recent revision | Compare with Previous | Blame | View Log
