OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] [UartSC.h] - Rev 11

Go to most recent revision | Compare with Previous | Blame | View Log

// ----------------------------------------------------------------------------
 
// SystemC Uart: definition
 
// This file is part of the cycle accurate model of the OpenRISC 1000 based
// system-on-chip, ORPSoC, built using Verilator.
 
// This program is free software: you can redistribute it and/or modify it
// under the terms of the GNU Lesser General Public License as published by
// the Free Software Foundation, either version 3 of the License, or (at your
// option) any later version.
 
// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public
// License for more details.
 
// You should have received a copy of the GNU Lesser General Public License
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
 
// ----------------------------------------------------------------------------
 
// $Id: $
 
#ifndef UART_SC__H
#define UART_SC__H
 
#include "systemc.h"
 
//! Handle UART I/O
 
class UartSC
  : public sc_core::sc_module
{
public:
 
  // Constructor
  UartSC (sc_core::sc_module_name  name);
 
  // The ports
  sc_in<bool>   clk;
  sc_in<bool>   uarttx;
  sc_out<bool>   uartrx;
 
  // Init function
  void initUart (int clk_freq_hz, int uart_baud) ;
  // Transmit (from ORPSoC) handling function
  void checkTx();
 
private:
  int clocks_per_bit;
  uint8_t current_char;
  int counter;
  int bits_received;
 
};	// UartSC ()
 
#endif	// UART_SC__H
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.