URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [rtl/] [verilog/] [gpio/] [README] - Rev 408
Compare with Previous | Blame | View Log
GPIO RTLThis is a simple GPIO implementation. It is variable width, however widths ofmultiples of 8 are advised. The first width/8 bytes control are forreading/writing to the GPIO registers, the second set of width/8 bytes controlthe direction.