OpenCores

URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [actel/] [ordb1a3pe1500/] [rtl/] [verilog/] [gpio/] [README] - Rev 439

Go to most recent revision | Compare with Previous | Blame | View Log

GPIO RTL

This is a simple GPIO implementation. It is variable width, however widths of 
multiples of 8 are advised. The first width/8 bytes control are for 
reading/writing to the GPIO registers, the second set of width/8 bytes control 
the direction.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.