URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [atlys/] [sw/] [Makefile.inc] - Rev 628
Compare with Previous | Blame | View Log
# Expecting BOARD_SW_ROOT already set to indicate how far below directory we're
# in the board's software root path is.
# Root from the board's sw/ path
PROJ_ROOT=../../../..
# Figure out actual path the common software directory
SW_ROOT=$(BOARD_SW_ROOT)/$(PROJ_ROOT)/sw
# Set the BOARD_PATH to point to the root of this board build
BOARD=xilinx/atlys
# Set RTL_VERILOG_INCLUDE_DIR so software
RTL_VERILOG_INCLUDE_DIR=$(shell pwd)/$(BOARD_SW_ROOT)/../rtl/verilog/include
# Set the processor capability flags
MARCH_FLAGS =-mhard-mul -mhard-div -mhard-float
#MARCH_FLAGS =-mhard-mul -msoft-div -msoft-float
export MARCH_FLAGS
# Finally include the main software include file
include $(SW_ROOT)/Makefile.inc