URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [sw/] [Makefile.inc] - Rev 480
Compare with Previous | Blame | View Log
# Expecting BOARD_SW_ROOT already set to indicate how far below directory we're# in the board's software root path is.# Root from the board's sw/ pathPROJ_ROOT=../../../..# Figure out actual path the common software directorySW_ROOT=$(BOARD_SW_ROOT)/$(PROJ_ROOT)/sw# Set the BOARD_PATH to point to the root of this board buildBOARD=xilinx/ml501# Set RTL_VERILOG_INCLUDE_DIR so softwareRTL_VERILOG_INCLUDE_DIR=$(shell pwd)/$(BOARD_SW_ROOT)/../rtl/verilog/include# Set the processor capability flagsMARCH_FLAGS =-mhard-mul -mhard-div -mhard-float#MARCH_FLAGS =-mhard-mul -msoft-div -msoft-floatexport MARCH_FLAGS# Finally include the main software include fileinclude $(SW_ROOT)/Makefile.inc
