URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [i2c_master_slave/] [README] - Rev 408
Compare with Previous | Blame | View Log
i2c master and slave
This core is based on the i2c master by Richard Herveille from OpenCores.org,
with added slave capability by ORSoC. See the driver software in sw/drivers
for details on use of the core.