URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [simple_spi/] [README] - Rev 422
Go to most recent revision | Compare with Previous | Blame | View Log
"Simple SPI" SPI controller RTL
http://opencores.org/project,simple_spi
The core has had a variable-width slave-select register and corresponding I/O
lines added.
There is also optional boot-up logic, that sends a series of bus-commands upon
reset, initialising, say a SPI flash chip, to read-state. This could potentially
save space in any bootloader code or FSM wishing to read from an SPI-bus chip
at boot time. Defparam the 'startup_state_reset' to 4'h10 to enable it, and
see the RTL for more details.
Go to most recent revision | Compare with Previous | Blame | View Log