OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [smii/] [README] - Rev 408

Compare with Previous | Blame | View Log

MII to SMII converter RTL

This implements conversion between the 3-pin SMII bus and the  higher-pin count MII interface for communication between a 10/100 ethernet MAC and ethernet PHY.


Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.