URL
https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk
Subversion Repositories openrisc_me
[/] [openrisc/] [trunk/] [orpsocv2/] [sim/] [bin/] [refdesign-or1ksim.cfg] - Rev 475
Compare with Previous | Blame | View Log
section memorypattern = 0x00type = unknown /* Fastest */name = "RAM"ce = 1mc = 0baseaddr = 0x00000000size = 0x02000000delayr = 1delayw = 1end/* IMMU SECTIONThis section configures the Instruction Memory Manangement Unitenabled = 0/1'0': disabled'1': enabled(NOTE: UPR bit is set)nsets = <value>number of ITLB sets; must be power of twonways = <value>number of ITLB wayspagesize = <value>instruction page size; must be power of twoentrysize = <value>instruction entry size in bytesustates = <value>number of ITLB usage states (2, 3, 4 etc., max is 4)hitdelay = <value>number of cycles immu hit costsmissdelay = <value>number of cycles immu miss costs*/section immuenabled = 1nsets = 64nways = 1pagesize = 8192end/* DMMU SECTIONThis section configures the Data Memory Manangement Unitenabled = 0/1'0': disabled'1': enabled(NOTE: UPR bit is set)nsets = <value>number of DTLB sets; must be power of twonways = <value>number of DTLB wayspagesize = <value>data page size; must be power of twoentrysize = <value>data entry size in bytesustates = <value>number of DTLB usage states (2, 3, 4 etc., max is 4)hitdelay = <value>number of cycles dmmu hit costsmissdelay = <value>number of cycles dmmu miss costs*/section dmmuenabled = 1nsets = 64nways = 1pagesize = 8192end/* IC SECTIONThis section configures the Instruction Cacheenabled = 0/1'0': disabled'1': enabled(NOTE: UPR bit is set)nsets = <value>number of IC sets; must be power of twonways = <value>number of IC waysblocksize = <value>IC block size in bytes; must be power of twoustates = <value>number of IC usage states (2, 3, 4 etc., max is 4)hitdelay = <value>number of cycles ic hit costsmissdelay = <value>number of cycles ic miss costs*/section icenabled = 0nsets = 512nways = 1blocksize = 16hitdelay = 1missdelay = 10end/* DC SECTIONThis section configures the Data Cacheenabled = 0/1'0': disabled'1': enabled(NOTE: UPR bit is set)nsets = <value>number of DC sets; must be power of twonways = <value>number of DC waysblocksize = <value>DC block size in bytes; must be power of twoustates = <value>number of DC usage states (2, 3, 4 etc., max is 4)load_hitdelay = <value>number of cycles dc load hit costsload_missdelay = <value>number of cycles dc load miss costsstore_hitdelay = <value>number of cycles dc load hit costsstore_missdelay = <value>number of cycles dc load miss costs*/section dcenabled = 0nsets = 512nways = 1blocksize = 16end/* SIM SECTIONThis section specifies how or1ksim should behave.verbose = 0/1'0': don't print extra messages'1': print extra messagesdebug = 0-90 : no debug messages1-9: debug message level.higher numbers produce more messagesprofile = 0/1'0': don't generate profiling file 'sim.profile''1': don't generate profiling file 'sim.profile'prof_fn = "<filename>"optional filename for the profiling file.valid only if 'profile' is setmprofile = 0/1'0': don't generate memory profiling file 'sim.mprofile''1': generate memory profiling file 'sim.mprofile'mprof_fn = "<filename>"optional filename for the memory profiling file.valid only if 'mprofile' is sethistory = 0/1'0': don't track execution flow'1': track execution flowExecution flow can be tracked for the simulator's'hist' command. Useful for back-trace debugging.iprompt = 0/1'0': start in <not interactive prompt> (so what do we start in ???)'1': start in interactive prompt.exe_log = 0/1'0': don't generate execution log.'1': generate execution log.exe_log = default/hardware/simple/softwaretype of execution log, default is used when not specifiedexe_log_start = <value>index of first instruction to start logging, default = 0exe_log_end = <value>index of last instruction to end logging; not limited, if omittedexe_log_marker = <value><value> specifies number of instructions before horizontal marker isprinted; if zero, markers are disabled (default)exe_log_fn = "<filename>"filename for the exection log file.valid only if 'exe_log' is setclkcycle = <value>[ps|ns|us|ms]specifies time measurement for one cycle*/section simverbose = 0debug = 0profile = 0prof_fn = "sim.profile"history = 1/* iprompt = 0 */exe_log = 0exe_log_type = hardwareexe_log_fn = "executed.log"clkcycle = 20nsend/* CPU SECTIONThis section specifies various CPU parameters.ver = <value>rev = <value>specifies version and revision of the CPU usedupr = <value>changes the upr registersr = <value>sets the initial Supervision Register valuesuperscalar = 0/1'0': CPU is scalar'1': CPU is superscalar(modify cpu/or32/execute.c to tune superscalar model)hazards = 0/1'0': don't track data hazards in superscalar CPU'1': track data hazards in superscalar CPUIf tracked, data hazards can be displayed using thesimulator's 'r' command.dependstats = 0/1'0': don't calculate inter-instruction dependencies.'1': calculate inter-instruction dependencies.If calculated, inter-instruction dependencies can bedisplayed using the simulator's 'stat' command.sbuf_len = <value>length of store buffer (<= 256), 0 = disabled*/section cpuver = 0x12rev = 0x0008/* upr = */superscalar = 0hazards = 1dependstats = 1sbuf_len = 1end/* PM SECTIONThis section specifies Power Management parametersenabled = 0/1'0': disable power management'1': enable power management*/section pmenabled = 0endsection picenabled = 1edge_trigger = 1end/* UART SECTIONThis section configures the UARTsenabled = <0|1>Enable/disable the peripheral. By default if it is enabled.baseaddr = <hex_value>address of first UART register for this devicechannel = <channeltype>:<args>The channel parameter indicates the source of received UART charactersand the sink for transmitted UART characters.The <channeltype> can be either "file", "xterm", "tcp", "fd", or "tty"(without quotes).A) To send/receive characters from a pair of files, use a filechannel:channel=file:<rxfile>,<txfile>B) To create an interactive terminal window, use an xterm channel:channel=xterm:[<xterm_arg>]*C) To create a bidirectional tcp socket which one could, for example,access via telnet, use a tcp channel:channel=tcp:<port number>D) To cause the UART to read/write from existing numeric filedescriptors, use an fd channel:channel=fd:<rx file descriptor num>,<tx file descriptor num>E) To connect the UART to a physical serial port, create a ttychannel:channel=tty:device=/dev/ttyS0,baud=9600irq = <value>irq number for this device16550 = 0/1'0': this device is a UART16450'1': this device is a UART16550jitter = <value>in msecs... time to block, -1 to disable itvapi_id = <hex_value>VAPI id of this instance*/section uartenabled = 1baseaddr = 0x90000000irq = 2/*channel = "file:uart0.rx,uart0.tx"*/channel = "tcp:10084"jitter = -1 /* async behaviour */16550 = 1end
