URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [board/] [include/] [board.h] - Rev 840
Go to most recent revision | Compare with Previous | Blame | View Log
#ifndef _BOARD_H_ #define _BOARD_H_ #define IN_CLK 50000000 // Hz // // Defines for each core (memory map base, OR1200 interrupt line number, etc.) // #define RAM_BASE 0x00000000 #define UART0_BASE 0x90000000 #define UART0_IRQ 2 #define UART0_BAUD_RATE 115200 #define SPI0_BASE 0xb0000000 #define INTGEN_BASE 0xe1000000 #define INTGEN_IRQ 19 // // OR1200 tick timer period define // #define TICKS_PER_SEC 100 // // UART driver configuration // #define UART_NUM_CORES 1 #define UART_BASE_ADDRESSES_CSV UART0_BASE #define UART_BAUD_RATES_CSV UART0_BAUD_RATE #endif
Go to most recent revision | Compare with Previous | Blame | View Log