OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [drivers/] [i2c_master_slave/] [Makefile] - Rev 403

Compare with Previous | Blame | View Log 

SW_ROOT=../..

COMPILE_SRCS=i2c_master_slave.c

include $(SW_ROOT)/Makefile.inc

clean:
        $(Q)rm -f *.a *.o

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.