OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [doc/] [html/] [user-guide/] [rt-arm-assabet.html] - Rev 629

Go to most recent revision | Compare with Previous | Blame | View Log

<!-- Copyright (C) 2003 Red Hat, Inc.                                -->
<!-- This material may be distributed only subject to the terms      -->
<!-- and conditions set forth in the Open Publication License, v1.0  -->
<!-- or later (the latest version is presently available at          -->
<!-- http://www.opencontent.org/openpub/).                           -->
<!-- Distribution of the work or derivative of the work in any       -->
<!-- standard (paper) book form is prohibited unless prior           -->
<!-- permission is obtained from the copyright holder.               -->
<HTML
><HEAD
><TITLE
>Board: Intel SA1110 (Assabet)</TITLE
><meta name="MSSmartTagsPreventParsing" content="TRUE">
<META
NAME="GENERATOR"
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
"><LINK
REL="HOME"
TITLE="eCos User Guide"
HREF="ecos-user-guide.html"><LINK
REL="UP"
TITLE="Real-time characterization"
HREF="real-time-characterization.html"><LINK
REL="PREVIOUS"
TITLE="Board: NEC VR4373"
HREF="rt-vr4300-vrc4373.html"><LINK
REL="NEXT"
TITLE="Board: Intel SA1100 (Brutus)"
HREF="rt-arm-brutus.html"></HEAD
><BODY
CLASS="SECT1"
BGCOLOR="#FFFFFF"
TEXT="#000000"
LINK="#0000FF"
VLINK="#840084"
ALINK="#0000FF"
><DIV
CLASS="NAVHEADER"
><TABLE
SUMMARY="Header navigation table"
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TH
COLSPAN="3"
ALIGN="center"
>eCos User Guide</TH
></TR
><TR
><TD
WIDTH="10%"
ALIGN="left"
VALIGN="bottom"
><A
HREF="rt-vr4300-vrc4373.html"
ACCESSKEY="P"
>Prev</A
></TD
><TD
WIDTH="80%"
ALIGN="center"
VALIGN="bottom"
>Appendix B. Real-time characterization</TD
><TD
WIDTH="10%"
ALIGN="right"
VALIGN="bottom"
><A
HREF="rt-arm-brutus.html"
ACCESSKEY="N"
>Next</A
></TD
></TR
></TABLE
><HR
ALIGN="LEFT"
WIDTH="100%"></DIV
><DIV
CLASS="SECT1"
><H1
CLASS="SECT1"
><A
NAME="RT-ARM-ASSABET">Board: Intel SA1110 (Assabet)</H1
><TABLE
BORDER="5"
BGCOLOR="#E0E0F0"
WIDTH="70%"
><TR
><TD
><PRE
CLASS="LITERALLAYOUT"
>Board: Intel SA1110 (Assabet)
 
CPU :  StrongARM 221.2 MHz
 
 
 
Microseconds for one run through Dhrystone:     3.3 
Dhrystones per Second:                        306748.5 
VAX MIPS rating =    174.586 
 
Startup, main stack             : stack used   420 size  2400
Startup              :  Interrupt stack used   136 size  4096
Startup              : Idlethread stack used    84 size  2048
 
eCos Kernel Timings
Notes: all times are in microseconds (.000001) unless otherwise stated
 
Reading the hardware clock takes 0 `ticks' overhead
... this value will be factored out of all other measurements
Clock interrupt took    3.20 microseconds (11 raw clock ticks)
 
Testing parameters:
   Clock samples:            32
   Threads:                  64
   Thread switches:         128
   Mutexes:                  32
   Mailboxes:                32
   Semaphores:               32
   Scheduler operations:    128
   Counters:                 32
   Alarms:                   32
 
 
                                 Confidence
     Ave     Min     Max     Var  Ave  Min  Function
  ======  ======  ======  ====== ========== ========
    5.98    4.88   14.38    0.70   57%  35% Create thread
    0.86    0.81    1.90    0.08   87%  87% Yield thread [all suspended]
    1.05    0.81    3.53    0.19   46%  39% Suspend [suspended] thread
    1.07    0.81    3.80    0.18   48%  35% Resume thread
    1.36    1.09    5.97    0.22   45%  39% Set priority
    0.73    0.54    1.90    0.19   85%  50% Get priority
    2.93    2.44   13.56    0.39   79%  70% Kill [suspended] thread
    0.89    0.81    4.34    0.14   89%  89% Yield [no other] thread
    1.63    1.36    4.61    0.17   57%  29% Resume [suspended low prio] thread
    1.03    0.81    3.53    0.19   46%  42% Resume [runnable low prio] thread
    1.74    1.36    6.51    0.22   87%   6% Suspend [runnable] thread
    0.93    0.81    4.61    0.18   98%  78% Yield [only low prio] thread
    1.06    0.81    3.26    0.19   42%  39% Suspend [runnable-&#62;not runnable]
    2.56    1.90   13.02    0.41   87%  34% Kill [runnable] thread
    2.02    1.63    7.05    0.22   92%   3% Destroy [dead] thread
    3.09    2.44   15.19    0.51   78%  46% Destroy [runnable] thread
    6.77    5.43   13.02    0.59   75%  17% Resume [high priority] thread
    1.81    1.63    7.87    0.18   49%  49% Thread switch
 
    0.25    0.00    1.36    0.05   89%  10% Scheduler lock
    0.51    0.27    1.36    0.06   85%  13% Scheduler unlock [0 threads]
    0.51    0.27    1.09    0.06   85%  13% Scheduler unlock [1 suspended]
    0.51    0.27    1.09    0.07   85%  14% Scheduler unlock [many suspended]
    0.51    0.27    1.09    0.06   85%  13% Scheduler unlock [many low prio]
 
    0.52    0.27    2.17    0.15   62%  31% Init mutex
    0.97    0.54    4.34    0.28   84%  65% Lock [unlocked] mutex
    1.05    0.81    5.15    0.28   96%  96% Unlock [locked] mutex
    0.86    0.54    3.26    0.24   65%  31% Trylock [unlocked] mutex
    0.79    0.54    3.53    0.23   43%  46% Trylock [locked] mutex
    0.33    0.27    1.63    0.11   90%  90% Destroy mutex
    4.16    3.80    8.95    0.30   75%  96% Unlock/Lock mutex
 
    0.70    0.54    2.98    0.21   96%  65% Create mbox
    0.59    0.27    1.63    0.14   75%   9% Peek [empty] mbox
    1.33    1.09    5.70    0.31   96%  93% Put [first] mbox
    0.61    0.27    1.63    0.13   81%   3% Peek [1 msg] mbox
    1.35    1.09    5.43    0.31   96%  87% Put [second] mbox
    0.58    0.27    1.36    0.11   78%   6% Peek [2 msgs] mbox
    1.38    1.09    4.88    0.25   59%  37% Get [first] mbox
    1.40    1.09    5.15    0.26   62%  34% Get [second] mbox
    1.27    0.81    4.88    0.28   90%  65% Tryput [first] mbox
    1.34    0.81    4.61    0.22   59%   6% Peek item [non-empty] mbox
    1.47    1.09    5.15    0.27   84%  12% Tryget [non-empty] mbox
    1.12    0.81    4.34    0.23   59%  31% Peek item [empty] mbox
    1.14    0.81    4.07    0.24   71%  25% Tryget [empty] mbox
    0.59    0.27    1.36    0.12   78%   6% Waiting to get mbox
    0.59    0.27    1.36    0.12   78%   6% Waiting to put mbox
    1.28    0.81    5.43    0.32   87%  78% Delete mbox
    2.64    2.17   10.31    0.48   96%  96% Put/Get mbox
 
    0.47    0.27    2.17    0.19   46%  46% Init semaphore
    0.77    0.54    3.80    0.26   90%  56% Post [0] semaphore
    0.90    0.54    4.07    0.26   75%  21% Wait [1] semaphore
    0.85    0.54    3.26    0.21   56%  28% Trywait [0] semaphore
    0.69    0.54    2.17    0.18   96%  62% Trywait [1] semaphore
    0.44    0.27    2.17    0.19   96%  56% Peek semaphore
    0.38    0.27    1.90    0.17   96%  75% Destroy semaphore
    2.74    2.44    9.49    0.42   96%  96% Post/Wait semaphore
 
    0.43    0.27    1.90    0.18   96%  56% Create counter
    0.49    0.00    2.17    0.18   56%   3% Get counter value
    0.33    0.00    1.63    0.13   78%   6% Set counter value
    1.03    0.81    2.44    0.22   84%  50% Tick counter
    0.42    0.27    1.90    0.20   90%  65% Delete counter
 
    0.70    0.54    2.44    0.20   93%  62% Create alarm
    1.65    1.36    6.78    0.40   96%  81% Initialize alarm
    0.75    0.54    1.63    0.18   43%  43% Disable alarm
    1.75    1.36    7.05    0.38   65%  81% Enable alarm
    0.81    0.54    2.44    0.15   62%  28% Delete alarm
    1.01    0.81    2.17    0.16   56%  40% Tick counter [1 alarm]
    4.19    4.07    5.43    0.16   96%  68% Tick counter [many alarms]
    1.48    1.36    3.80    0.20   96%  78% Tick &#38; fire counter [1 alarm]
   20.23   20.07   22.52    0.21   96%  65% Tick &#38; fire counters [&#62;1 together]
    4.70    4.61    6.78    0.16   87%  87% Tick &#38; fire counters [&#62;1 separately]
    2.81    2.71   14.38    0.20   98%  98% Alarm latency [0 threads]
    3.19    2.71   13.56    0.38   73%  59% Alarm latency [2 threads]
    9.71    7.87   18.17    1.25   59%  53% Alarm latency [many threads]
    5.77    5.43   45.57    0.68   97%  97% Alarm -&#62; thread resume latency
 
    2.38    0.81    9.49    0.00            Clock/interrupt latency
 
    2.02    1.09    7.32    0.00            Clock DSR latency
 
   11       0     316  (main stack:   764)  Thread stack used (1120 total)
All done, main stack            : stack used   764 size  2400
All done             :  Interrupt stack used   287 size  4096
All done             : Idlethread stack used   272 size  2048
 
Timing complete - 30220 ms total
	</PRE
></TD
></TR
></TABLE
></DIV
><DIV
CLASS="NAVFOOTER"
><HR
ALIGN="LEFT"
WIDTH="100%"><TABLE
SUMMARY="Footer navigation table"
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
><A
HREF="rt-vr4300-vrc4373.html"
ACCESSKEY="P"
>Prev</A
></TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
><A
HREF="ecos-user-guide.html"
ACCESSKEY="H"
>Home</A
></TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
><A
HREF="rt-arm-brutus.html"
ACCESSKEY="N"
>Next</A
></TD
></TR
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
>Board: NEC VR4373</TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
><A
HREF="real-time-characterization.html"
ACCESSKEY="U"
>Up</A
></TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
>Board: Intel SA1100 (Brutus)</TD
></TR
></TABLE
></DIV
></BODY
></HTML
>

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.