URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Subversion Repositories openrisc
[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [at91/] [v2_0/] [src/] [at91_misc.c] - Rev 861
Go to most recent revision | Compare with Previous | Blame | View Log
//========================================================================== // // at91_misc.c // // HAL misc board support code for Atmel AT91/EB40 // //========================================================================== //####ECOSGPLCOPYRIGHTBEGIN#### // ------------------------------------------- // This file is part of eCos, the Embedded Configurable Operating System. // Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc. // // eCos is free software; you can redistribute it and/or modify it under // the terms of the GNU General Public License as published by the Free // Software Foundation; either version 2 or (at your option) any later version. // // eCos is distributed in the hope that it will be useful, but WITHOUT ANY // WARRANTY; without even the implied warranty of MERCHANTABILITY or // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License // for more details. // // You should have received a copy of the GNU General Public License along // with eCos; if not, write to the Free Software Foundation, Inc., // 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA. // // As a special exception, if other files instantiate templates or use macros // or inline functions from this file, or you compile this file and link it // with other works to produce a work based on this file, this file does not // by itself cause the resulting work to be covered by the GNU General Public // License. However the source code for this file must still be made available // in accordance with section (3) of the GNU General Public License. // // This exception does not invalidate any other reasons why a work based on // this file might be covered by the GNU General Public License. // // Alternative licenses for eCos may be arranged by contacting Red Hat, Inc. // at http://sources.redhat.com/ecos/ecos-license/ // ------------------------------------------- //####ECOSGPLCOPYRIGHTEND#### //========================================================================== //#####DESCRIPTIONBEGIN#### // // Author(s): gthomas // Contributors: gthomas, jskov // Date: 2001-07-12 // Purpose: HAL board support // Description: Implementations of HAL board interfaces // //####DESCRIPTIONEND#### // //========================================================================*/ #include <pkgconf/hal.h> #include <cyg/infra/cyg_type.h> // base types #include <cyg/infra/cyg_trac.h> // tracing macros #include <cyg/infra/cyg_ass.h> // assertion macros #include <cyg/hal/hal_io.h> // IO macros #include <cyg/hal/hal_arch.h> // Register state info #include <cyg/hal/hal_diag.h> #include <cyg/hal/hal_intr.h> // necessary? #include <cyg/hal/hal_cache.h> #include <cyg/hal/hal_if.h> // calling interface #include <cyg/hal/hal_misc.h> // helper functions #ifdef CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT #include <cyg/hal/drv_api.h> // HAL ISR support #endif #include <cyg/hal/plf_io.h> // platform registers static cyg_uint32 _period; void hal_clock_initialize(cyg_uint32 period) { CYG_ADDRESS timer = AT91_TC+AT91_TC_TC0; CYG_ASSERT(period < 0x10000, "Invalid clock period"); // Disable counter HAL_WRITE_UINT32(timer+AT91_TC_CCR, AT91_TC_CCR_CLKDIS); // Set registers HAL_WRITE_UINT32(timer+AT91_TC_CMR, AT91_TC_CMR_CPCTRG | // Reset counter on CPC AT91_TC_CMR_CLKS_MCK32); // 1 MHz HAL_WRITE_UINT32(timer+AT91_TC_RC, period); // Start timer HAL_WRITE_UINT32(timer+AT91_TC_CCR, AT91_TC_CCR_TRIG | AT91_TC_CCR_CLKEN); // Enable timer 0 interrupt HAL_WRITE_UINT32(timer+AT91_TC_IER, AT91_TC_IER_CPC); } void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period) { CYG_ADDRESS timer = AT91_TC+AT91_TC_TC0; cyg_uint32 sr; CYG_ASSERT(period < 0x10000, "Invalid clock period"); HAL_READ_UINT32(timer+AT91_TC_SR, sr); // Clear interrupt HAL_INTERRUPT_ACKNOWLEDGE(CYGNUM_HAL_INTERRUPT_RTC); if (period != _period) { hal_clock_initialize(period); } _period = period; } void hal_clock_read(cyg_uint32 *pvalue) { CYG_ADDRESS timer = AT91_TC+AT91_TC_TC0; cyg_uint32 val; HAL_READ_UINT32(timer+AT91_TC_CV, val); *pvalue = val; } // ------------------------------------------------------------------------- // // Delay for some number of micro-seconds // Use timer #2 in 1MHz mode // void hal_delay_us(cyg_int32 usecs) { CYG_ADDRESS timer = AT91_TC+AT91_TC_TC2; cyg_uint32 stat; // Disable counter HAL_WRITE_UINT32(timer+AT91_TC_CCR, AT91_TC_CCR_CLKDIS); // Set registers HAL_WRITE_UINT32(timer+AT91_TC_CMR, AT91_TC_CMR_CLKS_MCK32); // 1MHz HAL_WRITE_UINT32(timer+AT91_TC_RA, 0); HAL_WRITE_UINT32(timer+AT91_TC_RC, usecs); // Start timer HAL_WRITE_UINT32(timer+AT91_TC_CCR, AT91_TC_CCR_TRIG | AT91_TC_CCR_CLKEN); // Wait for the compare do { HAL_READ_UINT32(timer+AT91_TC_SR, stat); } while ((stat & AT91_TC_SR_CPC) == 0); } // ------------------------------------------------------------------------- // Hardware init void hal_hardware_init(void) { // Set up eCos/ROM interfaces hal_if_init(); // Reset all interrupts HAL_WRITE_UINT32(AT91_AIC+AT91_AIC_IDCR, 0xFFFFFFFF); // Make sure interrupt controller is happy HAL_WRITE_UINT32(AT91_AIC+AT91_AIC_EOI, 0xFFFFFFFF); } // // This routine is called to respond to a hardware interrupt (IRQ). It // should interrogate the hardware and return the IRQ vector number. int hal_IRQ_handler(void) { cyg_uint32 irq_num; cyg_uint32 ipr, imr; HAL_READ_UINT32(AT91_AIC+AT91_AIC_IPR, ipr); HAL_READ_UINT32(AT91_AIC+AT91_AIC_IMR, imr); ipr &= imr; for (irq_num = 0; irq_num < 19; irq_num++) { if (ipr & (1 << irq_num)) { break; } } return irq_num; } // // Interrupt control // void hal_interrupt_mask(int vector) { CYG_ASSERT(vector <= CYGNUM_HAL_ISR_MAX && vector >= CYGNUM_HAL_ISR_MIN , "Invalid vector"); HAL_WRITE_UINT32(AT91_AIC+AT91_AIC_IDCR, (1<<vector)); } void hal_interrupt_unmask(int vector) { CYG_ASSERT(vector <= CYGNUM_HAL_ISR_MAX && vector >= CYGNUM_HAL_ISR_MIN , "Invalid vector"); HAL_WRITE_UINT32(AT91_AIC+AT91_AIC_IECR, (1<<vector)); } void hal_interrupt_acknowledge(int vector) { CYG_ASSERT(vector <= CYGNUM_HAL_ISR_MAX && vector >= CYGNUM_HAL_ISR_MIN , "Invalid vector"); HAL_WRITE_UINT32(AT91_AIC+AT91_AIC_ICCR, (1<<vector)); // FIXME - This isn't 100% correct HAL_WRITE_UINT32(AT91_AIC+AT91_AIC_EOI, 0xFFFFFFFF); } void hal_interrupt_configure(int vector, int level, int up) { cyg_uint32 mode; CYG_ASSERT(vector <= CYGNUM_HAL_ISR_MAX && vector >= CYGNUM_HAL_ISR_MIN , "Invalid vector"); if (level) { if (up) { mode = AT91_AIC_SMR_LEVEL_HI; } else { mode = AT91_AIC_SMR_LEVEL_LOW; } } else { if (up) { mode = AT91_AIC_SMR_EDGE_POS; } else { mode = AT91_AIC_SMR_EDGE_NEG; } } mode |= 7; // Default priority HAL_WRITE_UINT32(AT91_AIC+(AT91_AIC_SMR0+(vector*4)), mode); } void hal_interrupt_set_level(int vector, int level) { cyg_uint32 mode; CYG_ASSERT(vector <= CYGNUM_HAL_ISR_MAX && vector >= CYGNUM_HAL_ISR_MIN , "Invalid vector"); CYG_ASSERT(level >= 1 && level <= 7, "Invalid level"); HAL_READ_UINT32(AT91_AIC+(AT91_AIC_SMR0+(vector*4)), mode); mode = (mode & ~AT91_AIC_SMR_PRIORITY) | level; HAL_WRITE_UINT32(AT91_AIC+(AT91_AIC_SMR0+(vector*4)), mode); } void hal_show_IRQ(int vector, int data, int handler) { // UNDEFINED(__FUNCTION__); // FIXME } // // Diagnostic LEDs - there are three colored LEDs which can be used // to send a simple diagnostic value (8 bits) // void _at91_led(int val) { int i, to; HAL_WRITE_UINT32(AT91_PIO+AT91_PIO_CODR, 0x06); // DATA+CLOCK LEDs off for (to = 0; to < 0x200000; to++) ; for (i = 0; i < 8; i++) { HAL_WRITE_UINT32(AT91_PIO+AT91_PIO_SODR, ((val>>(7-i)) & 0x01)<<2); // DATA LED HAL_WRITE_UINT32(AT91_PIO+AT91_PIO_SODR, 0x02); // CLOCK LED on for (to = 0; to < 0x80000; to++) ; HAL_WRITE_UINT32(AT91_PIO+AT91_PIO_CODR, 0x02); // CLOCK LED off for (to = 0; to < 0x40000; to++) ; HAL_WRITE_UINT32(AT91_PIO+AT91_PIO_CODR, 0x04); // DATA LED off } } void set_leds(int val) { HAL_WRITE_UINT32(AT91_PIO+AT91_PIO_CODR, 0x16); HAL_WRITE_UINT32(AT91_PIO+AT91_PIO_SODR, val); } //-------------------------------------------------------------------------- // EOF hal_misc.c
Go to most recent revision | Compare with Previous | Blame | View Log