OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [snds/] [v2_0/] [include/] [hal_platform_ints.h] - Rev 174

Compare with Previous | Blame | View Log

#ifndef CYGONCE_HAL_PLATFORM_INTS_H
#define CYGONCE_HAL_PLATFORM_INTS_H
//==========================================================================
//
//      hal_platform_ints.h
//
//      
//
//==========================================================================
//####ECOSGPLCOPYRIGHTBEGIN####
// -------------------------------------------
// This file is part of eCos, the Embedded Configurable Operating System.
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
//
// eCos is free software; you can redistribute it and/or modify it under
// the terms of the GNU General Public License as published by the Free
// Software Foundation; either version 2 or (at your option) any later version.
//
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
//
// You should have received a copy of the GNU General Public License along
// with eCos; if not, write to the Free Software Foundation, Inc.,
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
//
// As a special exception, if other files instantiate templates or use macros
// or inline functions from this file, or you compile this file and link it
// with other works to produce a work based on this file, this file does not
// by itself cause the resulting work to be covered by the GNU General Public
// License. However the source code for this file must still be made available
// in accordance with section (3) of the GNU General Public License.
//
// This exception does not invalidate any other reasons why a work based on
// this file might be covered by the GNU General Public License.
//
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
// at http://sources.redhat.com/ecos/ecos-license/
// -------------------------------------------
//####ECOSGPLCOPYRIGHTEND####
//==========================================================================
//#####DESCRIPTIONBEGIN####
//
// Author(s):    gthomas
// Contributors: gthomas, jskov
//               Grant Edwards <grante@visi.com>
// Date:         2001-07-31
// Purpose:      
// Description:  
//
//####DESCRIPTIONEND####
//
//========================================================================*/
 
#define CYGNUM_HAL_INTERRUPT_EXT0     0
#define CYGNUM_HAL_INTERRUPT_EXT1     1
#define CYGNUM_HAL_INTERRUPT_EXT2     2
#define CYGNUM_HAL_INTERRUPT_EXT3     3
#define CYGNUM_HAL_INTERRUPT_UART0_TX 4
#define CYGNUM_HAL_INTERRUPT_UART0_RX 5
#if !defined(CYG_HAL_CPUTYPE)
#error CYG_HAL_CPUTYPE not defined
#endif
#if defined(CYG_HAL_CPUTYPE_KS32C5000A)
#define CYGNUM_HAL_INTERRUPT_UART0_ERR 6
#define CYGNUM_HAL_INTERRUPT_UART1_TX  7
#define CYGNUM_HAL_INTERRUPT_UART1_RX  8
#define CYGNUM_HAL_INTERRUPT_UART1_ERR 9
#define CYGNUM_HAL_INTERRUPT_DMA0     10
#define CYGNUM_HAL_INTERRUPT_DMA1     11
#define CYGNUM_HAL_INTERRUPT_TIMER0   12
#define CYGNUM_HAL_INTERRUPT_TIMER1   13
#define CYGNUM_HAL_INTERRUPT_HDLCA    14
#define CYGNUM_HAL_INTERRUPT_HDLCB    15
#else
#define CYGNUM_HAL_INTERRUPT_UART1_TX 6
#define CYGNUM_HAL_INTERRUPT_UART1_RX  7
#define CYGNUM_HAL_INTERRUPT_DMA0     8
#define CYGNUM_HAL_INTERRUPT_DMA1     9
#define CYGNUM_HAL_INTERRUPT_TIMER0   10
#define CYGNUM_HAL_INTERRUPT_TIMER1   11
#define CYGNUM_HAL_INTERRUPT_HDLCA_TX  12
#define CYGNUM_HAL_INTERRUPT_HDLCA_RX  13
#define CYGNUM_HAL_INTERRUPT_HDLCB_TX  14
#define CYGNUM_HAL_INTERRUPT_HDLCB_RX  15
#endif
#define CYGNUM_HAL_INTERRUPT_ETH_BDMA_TX  16
#define CYGNUM_HAL_INTERRUPT_ETH_BDMA_RX  17
#define CYGNUM_HAL_INTERRUPT_ETH_MAC_TX   18
#define CYGNUM_HAL_INTERRUPT_ETH_MAC_RX   19
#define CYGNUM_HAL_INTERRUPT_I2C      20
 
#define CYGNUM_HAL_ISR_MIN                        0
#define CYGNUM_HAL_ISR_MAX                        20
#define CYGNUM_HAL_ISR_COUNT                      21
 
// The vector used by the Real time clock
 
#define CYGNUM_HAL_INTERRUPT_RTC                  CYGNUM_HAL_INTERRUPT_TIMER0
 
//----------------------------------------------------------------------------
// Reset.
#define HAL_PLATFORM_RESET()
 
#define HAL_PLATFORM_RESET_ENTRY 0x01010000
 
#endif // CYGONCE_HAL_PLATFORM_INTS_H
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.