OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [mpc50/] [v2_0/] [include/] [pkgconf/] [mlt_arm_pxa2x0_mpc50_ram.ldi] - Rev 565

Go to most recent revision | Compare with Previous | Blame | View Log

#include <cyg/infra/cyg_type.inc>

MEMORY
{
    ram  : ORIGIN = 0x00000000, LENGTH = 0x02000000
}

SECTIONS
{
    SECTIONS_BEGIN
    SECTION_fixed_vectors       (ram, 0x20, LMA_EQ_VMA)
    SECTION_rom_vectors         (ram, 0x10000, LMA_EQ_VMA)
    SECTION_text                        (ram, ALIGN (0x4), LMA_EQ_VMA)
    SECTION_fini                        (ram, ALIGN (0x4), LMA_EQ_VMA)
    SECTION_rodata              (ram, ALIGN (0x4), LMA_EQ_VMA)
    SECTION_rodata1             (ram, ALIGN (0x4), LMA_EQ_VMA)
    .romfs ALIGN(0x20) :        {*(.romfs)} > ram
    SECTION_fixup                       (ram, ALIGN (0x4), LMA_EQ_VMA)
    SECTION_gcc_except_table    (ram, ALIGN (0x4), LMA_EQ_VMA)
    SECTION_data                        (ram, ALIGN (0x4), LMA_EQ_VMA)
    SECTION_bss                 (ram, ALIGN (0x4), LMA_EQ_VMA)
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
    SECTIONS_END
}

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.